

Michael P. Frank University of Florida College of Engineering Departments of CISE and ECE mpf@cise.ufl.edu

Methodologies in Low Power Design Workshop Int'l Conf. on Embedded Systems and Applications Int'l Multiconf. In Computer Sci. & Computer Eng. Las Vegas, Nevada, June 23-26, 2003



- Watch out! Most "adiabatic" logic families are not what I call truly adiabatic.
  - Many don't satisfy the general definition of an adiabatic process in physics.

    Many "adiabatic" logic families aren't even asymptotically adiabatic!

    I give my definition of "true adiabaticity."
- Yet, true adiabatic design will be required for most 21st-century computing!
  - At the nanoscale, energy dissipation is by far the dominant limiting factor on computing system performance, esp. for tightly-coupled parallel computations Truly-adiabatic design is the only way to work around the fundamental thermodynamic limits on computing which are rapidly being approached.
- · Some of the most common adiabatic design mistakes, and their solutions: Use of fundamentally non-adiabatic components, such as diodes

  - Overly-constrained design style that imposes a limited degree of logical reversibility and/or asymptotic efficiency.
- · Overview of some recent advances in adiabatic circuits at UF:
  - 2LAL (a simple 2-level adiabatic logic)

  - GCAL (General CMOS Adiabatic logic)
    High-Q MEMS/NEMS based resonant power supplies
    Analysis of cost-efficiency benefits of adiabatics, & FET energy-dissipation limits





5. Example adiabatic circuit styles:


- SCRL, 2LAL
- 6. Other recent advances: NEMS resonators, FET entropy-generation limits
- 7. Conclusions





Moore's Law vs. the Fundamental Physical Limits of Computing







































## Quantifying Adiabaticity

- An appropriate metric for quantifying the degree of adiabaticity of any process is just to use the quality factor Q of that process.
  - Q isn't just for oscillatory processes any more
- Q is generally the ratio  $E_{\text{trans}} / E_{\text{diss}}$  between the:
  - Energy  $E_{\text{trans}}$  involved in carrying out a process (transitioning between states along a trajectory) Amount  $E_{\rm diss}$  of energy dissipated during the process.
- · Normally also matches the following ratios:
  - Physical information content / entropy generated
  - Quantum computation rate / decoherence rate
  - Decoherence time / quantum-transition time



## Some Loss-Inducing Interactions

For ordinary voltage-coded electronics:

- · Interactions whose dissipation scales with speed:
  - Parasitic EM emission from reactive (C,L) elements
  - Scattering of ballistic electrons from lattice imperfections, causing Ohmic resistance
- · Other interactions:
  - Interference from outside EM sources
  - Thermally-actived leakage of electrons over potential energy barriers
  - Quantum tunneling of electrons through narrow barriers (sub-Fermi wavelength)
  - Losses due to intentional commitment of physical information to entropy (bit erasure)







## Some Ways to Reduce Losses

- EM interference / emission: Add shielding, use high-Q MEMS/NEMS oscillators
- Scattering: Ballistic FETs, superconductors
- Thermal leakage: high- $V_{\rm T}$  and/or low temps
- Tunneling: thick barriers, high-κ dielectrics
- Intentional bit erasure: reduce voltages, use mostly-reversible logic designs





CISE



## Adiabatic Circuits and **Reversible Computing**

Commonly Encountered Myths, Fallacies, and Pitfalls (in the Hennessy-Patterson tradition)











## Myths about Adiabatic Circuits & Reversible Computing

- · "Someone proved that computing with << kTfree-energy loss per bitoperation is impossible."
- "Physics isn't reversible."
- "An energy-efficient adiabatic clock/power supply is impossible to build.'
- · "True adiabaticity doesn't require reversible logic."
- "Sequential logic can't be done adiabatically."
- "Adiabatic circuits require many clock/power rails and/or voltage levels."
- "Adiabatic design is necessarily difficult."



## Fallacies about Adiabatic Circuits and Reversible Computing

- "Since speed scales as energy dissipation in adiabatic circuits, they aren't good for highperformance computing."
- "If I can't invent an efficient adiabatic logic, it must be impossible."
- "The algorithmic overheads of reversible computing mean it can never be cost-effective."


ace.

 "Since leakage gets worse in nanoscale devices, adiabatics is doomed."

# Pitfalls in Adiabatic Circuits and Reversible Computing

- Using diodes in the charge-return path
- Forgetting to obey one of the transistor rules
- Using traditional models of computational complexity
- Restricting oneself to an asymptotically inefficient design style
- Assuming that the best reversible and irreversible algorithms are similar
- Failing to optimize the degree of reversibility of a design
- Ignoring charge leakage in low-power/adiabatic design

Reversible vs. Quantum Computing			
Property of Computing Mechanism	Approximate Meaning	Required for Quantum Computing?	Required for Reversible Computing?
(Treated As) Unitary	System's full invertible quantum evolution, w. all phase information, is modeled & tracked	Yes, device & system evolution must be modeled as ~unitary, within threshold	No, only reversible evolution of classical state variables need be tracked
Coherent	Pure quantum states don't decohere (for us) into statistical mixtures	Yes, must maintain full global coherence, locally within threshold	No, only maintain stability of local pointer states+transitions
Adiabatic	No entropy flow in/out of computational subsystem	Yes, must be above a certain threshold	Yes, as high as possible
Isentropic / Thermodynamically Reversible	No new entropy generated by mechanism	Yes, must be above a certain threshold	Yes, as high as possible
Time-Independent Hamiltonian, Self-Controlled	Closed system, evolves autonomously w/o external control	No, transitions can be externally timed & controlled	Yes, if we care about energy dissipation in the driving system
Ballistic	System evolves w. net forward momentum	No, transitions can be externally driven	Yes, if we care about performance







- bistable potential energy surface (PES) in its configuration space.
- The two stable states form a natural bit.
  - One state represents 0, the other 1.
- Consider now the P.E. well having two adjustable parameters:





- (1) Height of the potential energy barrier relative to the well bottom
- (2) Relative height of the left and right states in the well (bias)


(Landauer '61)





























- Optimize degree of reversibility for application • Don't over-constrain the design family!

- Asymptotically efficient circuits should be possible



- across it!
  - I.e., between its source & drain terminals.
  - Why: This erases info. & causes ½CV² disspation.
- Rule 2: Never apply a nonzero voltage across a transistor even during any on $\leftrightarrow$ off transition!
  - Why: When partially turned on, the transistor has relatively low R, gets high  $P=V^2/R$  dissipation.
  - Corollary: Never turn off a transistor if it has a nonzero current going through it!
    - Why: As R gradually increases, the V=IR voltage drop will build, and then rule 2 will be violated.





## Adiabatic Rules, continued...


- Transistor Rule 3: Never suddenly change the voltage applied across any on transistor.
  - Why: So transition will be more reversible; dissipation will approach  $CV^2(RC/t)$ , not  $\frac{1}{2}CV^2$ .


### Adiabatic rules for other components:


- Diodes: Don't use them at all!
  - There is always a built-in voltage drop across them!
- Resistors: Avoid moderate network resistances, if poss.
  - -e.g. stay away from range >10 kΩ and <1 MΩ
- · Capacitors: Minimize, reliability permitting.
  - Note: Dissipation scales with C<sup>2</sup>!














































































Adiabatic logic synthesis tool, with automatic legacy design converter














# ©FTORIDA Engineering CISE Conclusions

- Logic designs having an ever-increasing degree of adiabaticity will become an *absolute requirement* for most high-performance computing over the course of the next few decades.
- To achieve this, diodes must be avoided, transistor rules must be followed, and an increasing degree of logical reversibility (with asymptotically efficient designs) will be required.
- Some examples of truly-adiabatic design styles were presented, and a general, efficient adiabatic CMOS design methodology is under development.