

UNIVERSITY OF FLORIDA Engineering CISE

Common Mistakes in Adiabatic Logic Design and How to Avoid Them

Michael P. Frank
 University of Florida
 College of Engineering
 Departments of CISE and ECE
 mpf@cise.ufl.edu

Methodologies in Low Power Design Workshop
 Int'l Conf. on Embedded Systems and Applications
 Int'l Multiconf. In Computer Sci. & Computer Eng.
 Las Vegas, Nevada, June 23-26, 2003

UNIVERSITY OF FLORIDA Engineering CISE

Abstract

- Watch out!** Most "adiabatic" logic families are not what I call *truly* adiabatic.
 - Many don't satisfy the general definition of an adiabatic process in physics.
 - Many "adiabatic" logic families aren't even *asymptotically* adiabatic!
 - I give my definition of "true adiabaticity."
- Yet, true adiabatic design will be *required* for most 21st-century computing!
 - At the nanoscale, energy dissipation is by far the dominant limiting factor on computing system performance, esp. for tightly-coupled parallel computations.
 - Truly-adiabatic design is the *only* way to work around the fundamental thermodynamic limits on computing which are rapidly being approached.
- Some of the most common adiabatic design mistakes, and their solutions:
 - Use of fundamentally non-adiabatic components, such as diodes.
 - Turning off transistors while there is nonzero current through them!
 - Overly-constrained design style that imposes a limited degree of logical reversibility and/or asymptotic efficiency.
- Overview of some recent advances in adiabatic circuits at UF:
 - 2LAL (a simple 2-level adiabatic logic)
 - GCAL (General CMOS Adiabatic logic)
 - High-Q MEMS/NEMS based resonant power supplies
 - Analysis of cost-efficiency benefits of adiabatics, & FET energy-dissipation limits



UNIVERSITY OF FLORIDA Engineering CISE



Organization of Talk

- Why adiabatic design?
 - Moore's Law vs. Fundamental Limits of Computing
- What does "adiabatic" mean, anyway?
 - Original, literal meaning vs. modern meaning
- Adiabatic Circuits & Reversible Computing
 - Dispelling the Misconceptions
- Common Mistakes to Avoid in Adiabatics
 - Overview of adiabatic design rules
- Example adiabatic circuit styles:
 - SCRL, 2LAL
- Other recent advances:
 - NEMS resonators, FET entropy-generation limits
- Conclusions



UNIVERSITY OF FLORIDA Engineering CISE

Moore's Law vs. the Fundamental Physical Limits of Computing





- What is entropy?**
- First was characterized by Rudolph Clausius in 1850.
 - Originally was just defined as *heat / temperature*.
 - Noted to never decrease in thermodynamic processes.
 - Significance and physical meaning were mysterious.
 - In ~1880's, Ludwig Boltzmann proposed that entropy is just the logarithm of the number of states, $S = k \ln N$
 - What we would now call the information capacity of a system
 - Holds for systems at equilibrium, in maximum-entropy state
 - The modern consensus resulting from 20th-century physics is that entropy is simply the amount of *unknown* or *incompressible* information in a physical system.
 - Contributions by von Neumann, Shannon, Jaynes, Zurek



What is "adiabatic?"

Evolution of the term

UNIVERSITY OF FLORIDA Engineering CISE


The Carnot Cycle

- In 1822-24, Sadi Carnot analyzed the efficiency of an ideal heat engine all of whose steps were *reversible*, and furthermore proved that:
 - Any reversible engine (regardless of details) would have the *same* efficiency $(T_H - T_L)/T_H$.
 - No engine could have greater efficiency than a reversible engine w/o producing work from nothing
 - Temperature itself could be defined on a thermodynamic scale based on heat recoverable by a reversible engine operating between T_H and T_L

UNIVERSITY OF FLORIDA Engineering CISE

Steps of Carnot Cycle

- Isothermal expansion at T_H
- Adiabatic (without flow of heat) expansion $T_H \rightarrow T_L$
- Isothermal compression at T_L
- Adiabatic compression $T_L \rightarrow T_H$





UNIVERSITY OF FLORIDA Engineering CISE

Carnot Cycle Terminology

- **Adiabatic** (Latin): literally “Without flow of heat”
 - I.e., no entropy enters or leaves the system
- **Isothermal**: “At the same temperature”
 - Temperature of system *remains constant* as entropy enters or leaves.
- Both kinds of steps, in the case of the Carnot cycle, are examples of *isentropic* processes
 - “at the same entropy”
 - I.e., no (known) information is transformed into entropy in either process
- But, the usage of the word “adiabatic” in applied physics has mutated to essentially *mean* isentropic.

UNIVERSITY OF FLORIDA Engineering CISE

Old and New “Adiabatic”

- Consider a closed system where you just lose track of its detailed evolution:
 - It’s *adiabatic* (no net heat flow), 
 - But it’s not “adiabatic” (not isentropic)
- Consider a box containing some heat, flying ballistically out of the system:
 - It’s not *adiabatic*, (no heat flow)
 - because heat is “flowing” out of the system
 - But it’s “adiabatic” (no entropy is generated) 

UNIVERSITY OF FLORIDA Engineering CISE

Justifying the Modern Usage

- In an adiabatic process following a desired trajectory through configuration space,
 - No heat flows in or out of the *subsystem consisting of those particular degrees of freedom* whose variation carries out the motion along the desired trajectory.
 - E.g., the computational degrees of freedom in a computational process.
 - No heat flow \rightarrow no entropy flow
 - Heat is just energy whose configuration info. is entropy
 - No entropy flow \rightarrow no sustained entropy generation
 - Since bounded systems have a maximum entropy

UNIVERSITY OF FLORIDA Engineering CISE

Quasi-Adiabatic

- **Complete** adiabaticity means absolutely *zero* rate of entropy generation
 - Requires infinite degree of isolation of system from uncontrolled external environment!
 - \therefore Impossible to *completely* achieve in practice.
- Real processes are only adiabatic to the extent that their entropy generation *approaches* zero.
 - Term “quasi-adiabatic” emphasizes imperfection
- *Asymptotically* adiabatic designs conceptually approach 0 in the limit of variation of specified technology design parameter(s)
 - E.g., low device frequency, large device size

UNIVERSITY OF FLORIDA Engineering CISE

Quantifying Adiabaticity

- An appropriate metric for quantifying the *degree of adiabaticity* of any process is just to use the *quality factor Q* of that process.
 - Q* isn't just for oscillatory processes any more
- Q* is generally the ratio $E_{\text{trans}} / E_{\text{diss}}$ between the:
 - Energy E_{trans} involved in carrying out a process (transitioning between states along a trajectory)
 - Amount E_{diss} of energy dissipated during the process.
- Normally also matches the following ratios:
 - Physical information content / entropy generated
 - Quantum computation rate / decoherence rate
 - Decoherence time / quantum-transition time

UNIVERSITY OF FLORIDA Engineering CISE

Some Loss-Inducing Interactions

For ordinary voltage-coded electronics:

- Interactions whose dissipation scales with speed:
 - Parasitic EM emission from reactive (*C,L*) elements
 - Scattering of ballistic electrons from lattice imperfections, causing Ohmic resistance
- Other interactions:
 - Interference from outside EM sources
 - Thermally-activated leakage of electrons over potential energy barriers
 - Quantum tunneling of electrons through narrow barriers (sub-Fermi wavelength)
 - Losses due to intentional commitment of physical information to entropy (bit erasure)

Focus of much work on adiabatics to date

UNIVERSITY OF FLORIDA Engineering CISE

Some Ways to Reduce Losses

- EM interference / emission:** Add shielding, use high-*Q* MEMS/NEMS oscillators
- Scattering:** Ballistic FETs, superconductors
- Thermal leakage:** high- V_T and/or low temps
- Tunneling:** thick barriers, high- κ dielectrics
- Intentional bit erasure:** reduce voltages, use mostly-reversible logic designs

UNIVERSITY OF FLORIDA Engineering CISE

Adiabatic Circuits and Reversible Computing

Commonly Encountered Myths, Fallacies, and Pitfalls
(in the Hennessy-Patterson tradition)

Some Claims Against Reversible Computing	Eventual Resolution of Claims
Johs von Neumann, 1946 - "Fundamentally remarks during a lecture that computing requires $kT \ln 2$ dissipation per elementary act of decision" (bit-operation)	No proof provided. Twelve years later, Rolf Landauer of IBM cites valiantly to prove it, but succeeds only for logically irreversible operations.
Rolf Landauer, 1961 - Proposes that the logically irreversible operations which necessarily cause dissipation are unavoidable.	Landauer's argument for unavoidability of logically irreversible operations was conclusively refuted by Bennett's 1973 paper.
Bennett's 1973 construction is criticized for using too much memory.	Bennett devises a more space-efficient version of the algorithm in 1989.
Bennett's models criticized by various parties for depending on random throw-in motion, and not making steady forward progress.	Fredkin and Toftoli at MIT, 1980, provide ballistic "billiard ball" model of reversible computing that makes steady progress.
Various parties note that Fredkin's original classical-mechanical billiard-ball model is chaoticly unstable.	Zurek, 1984, shows that quantum models can avoid the chaotic instabilities. (Though there are workable classical ways to fix the problem also.)
Various parties propose that classical reversible logic principles won't work at the nanoscale for unspecified or vaguely-stated reasons.	Drexler, 1980's, designs various mechanical nanoscale reversible logics and carefully analyzes their energy dissipation.
Carver Mead, CalTech, 1985 - Attempts to show that the kT bound is unavoidable in electronic devices, via a collection of counter-examples.	No general proof provided. Later he asked Feynman about the issue, in 1985 Feynman provided a quantum-mechanical model of reversible computing.
Various parties point out that Feynman's model only supports serial computation.	Margolis at MIT, 1990, demonstrates a parallel quantum model of reversible computing - but only with 1 dimension of particles.
People question whether the various theoretical models can be validated with a working electronic implementation.	Seitz and colleagues at CalTech, 1985 demonstrate working energy recovery circuits using adiabatic switching principles.
Seitz, 1985 - Has some working circuits, unsure if arbitrary logic is possible.	Koeller & Athas, Hall, and Morkle (1992) separately devise general reversible combinatorial logics.
Koeller & Athas, 1992 - Conjecture: reversible sequential feedback logic impossible.	Yosinci & Knight @MIT do reversible sequential, pipelinnable circuits in 1993-94.
Some computer architects wonder whether the constraint of reversible logic leads to unreasonable design convolutions.	Yosinci, Frank and coworkers at MIT, 1995-99, refute these qualms by demonstrating straightforward designs for fully-reversible, scalable gate arrays, microprocessors, and instruction sets.
Some computer science theorists suggest that the algorithmic overheads of reversible computing might outweigh their practical benefits.	Frank, 1997-2001, publishes a variety of rigorous theoretical analysis refuting these claims for the most general classes of applications.
Various parties point out that high-quality power supplies for adiabatic circuits seem difficult to build electronically.	Frank, 2000, suggests microscale/nanoscale electro-mechanical resonators for high-quality energy recovery with desired waveform shape and frequency.
Frank, 2002 - Briefly wonders if synchronization of parallel reversible computation in 2 dimensions (not covered by Margolis) might not be possible.	Later that year, Frank devises a simple mechanical model showing that parallel reversible systems can indeed be synchronized locally, in 1 dimension.

UNIVERSITY OF FLORIDA Engineering CISE

Myths about Adiabatic Circuits & Reversible Computing

- "Someone proved that computing with $\ll kT$ free-energy loss per bit-operation is impossible."
- "Physics isn't reversible."
- "An energy-efficient adiabatic clock/power supply is impossible to build."
- "True adiabaticity doesn't require reversible logic."
- "Sequential logic can't be done adiabatically."
- "Adiabatic circuits require many clock/power rails and/or voltage levels."
- "Adiabatic design is necessarily difficult."

UNIVERSITY OF FLORIDA Engineering CISE

Fallacies about Adiabatic Circuits and Reversible Computing

- “Since speed scales as energy dissipation in adiabatic circuits, they aren’t good for high-performance computing.”
- “If I can’t invent an efficient adiabatic logic, it must be impossible.”
- “The algorithmic overheads of reversible computing mean it can never be cost-effective.”
- “Since leakage gets worse in nanoscale devices, adiabatics is doomed.”

UNIVERSITY OF FLORIDA Engineering CISE

Pitfalls in Adiabatic Circuits and Reversible Computing

- Using diodes in the charge-return path
- Forgetting to obey one of the transistor rules
- Using traditional models of computational complexity
- Restricting oneself to an asymptotically inefficient design style
- Assuming that the best reversible and irreversible algorithms are similar
- Failing to optimize the degree of reversibility of a design
- Ignoring charge leakage in low-power/adiabatic design

UNIVERSITY OF FLORIDA Engineering CISE

Reversible vs. Quantum Computing

Property of Computing Mechanism	Approximate Meaning	Required for Quantum Computing?	Required for Reversible Computing?
<i>(Treated As) Unitary</i>	System’s full invertible quantum evolution, w. all phase information, is modeled & tracked	Yes, device & system evolution must be modeled as -unitary, within threshold	No, only reversible evolution of classical state variables need be tracked
<i>Coherent</i>	Pure quantum states don’t decohere (for us) into statistical mixtures	Yes, must maintain full global coherence, locally within threshold	No, only maintain stability of local pointer states+transitions
<i>Adiabatic</i>	No entropy flow in/out of computational subsystem	Yes, must be above a certain threshold	Yes, as high as possible
<i>Isentropic / Thermodynamically Reversible</i>	No new entropy generated by mechanism	Yes, must be above a certain threshold	Yes, as high as possible
<i>Time-Independent Hamiltonian, Self-Controlled</i>	Closed system, evolves autonomously w/o external control	No, transitions can be externally timed & controlled	Yes, if we care about energy dissipation in the driving system
<i>Ballistic</i>	System evolves w. net forward momentum	No, transitions can be externally driven	Yes, if we care about performance

UNIVERSITY OF FLORIDA Engineering CISE


Adiabatic/Reversible Computing

Basic Models and Concepts

UNIVERSITY OF FLORIDA Engineering CISE

Bistable Potential-Energy Wells

- Consider any system having an adjustable, bistable potential energy surface (PES) in its configuration space.
- The two stable states form a natural *bit*.
 - One state represents 0, the other 1.
- Consider now the P.E. well having two adjustable parameters:
 - (1) Height of the potential energy barrier relative to the well bottom
 - (2) Relative height of the left and right states in the well (bias)










(Landauer '61)

UNIVERSITY OF FLORIDA Engineering CISE

Possible Parameter Settings

- We will distinguish six qualitatively different settings of the well parameters, as follows...





UNIVERSITY OF FLORIDA Engineering CISE

Input-Barrier, Clocked-Bias Latching

- Cycle of operation:
 1. Input *conditionally* lowers barrier
 - Do logic w. series/parallel barriers
 2. Clock applies bias force; conditional bit flip
 3. Input removed, *raising* the barrier & locking in the state-change
 4. Clock bias can retract

Examples: Mike's 4-cycle adiabatic CMOS logic

UNIVERSITY OF FLORIDA Engineering CISE

Full Classical-Mechanical Model

The following components are sufficient for a complete, scalable, parallel, pipelined, linear-time, stable, classical reversible computing system:

- (a) Ballistically rotating flywheel driving linear motion.
- (b) Scalable mesh to synchronize local flywheel phases in 3-D.
- (c) Sinusoidal to flat-topped waveform shape converter.
- (d) Non-amplifying signal inverter (NOT gate).
- (e) Non-amplifying OR/AND gate.
- (f) Signal amplifier/latch.

Primary drawback: Slow propagation speed of mechanical (phonon) signals.

cf. Drexler '92

UNIVERSITY OF FLORIDA Engineering CISE

Common Mistakes to Avoid

In Adiabatic Design

UNIVERSITY OF FLORIDA Engineering CISE

Common Mistakes to Avoid:

- Don't use diodes in charge-return path!
 - Built-in voltage drop kills adiabaticity
- Don't disobey adiabatic transistor rules by:
 - Turning on transistor with voltage across it
 - **Turning off transistor with current thru it!**
 - This one is often neglected
- Use mostly-reversible logic!
 - Optimize degree of reversibility for application
- Don't over-constrain the design family!
 - Asymptotically efficient circuits should be possible

UNIVERSITY OF FLORIDA Engineering CISE

Adiabatic Rules for Transistors

- **Rule 1:** Never turn *on* a transistor if it has a nonzero voltage across it!
 - I.e., between its source & drain terminals.
 - **Why:** This erases info. & causes $\frac{1}{2}CV^2$ dissipation.
- **Rule 2:** Never apply a nonzero voltage across a transistor even *during* any on \rightarrow off transition!
 - **Why:** When partially turned on, the transistor has relatively low R , gets high $P=V^2/R$ dissipation.
 - **Corollary:** Never turn *off* a transistor if it has a nonzero current going through it!
 - **Why:** As R gradually increases, the $V=IR$ voltage drop will build, and then rule 2 will be violated.

UNIVERSITY OF FLORIDA Engineering CISE

Adiabatic Rules, continued...

- **Transistor Rule 3:** Never suddenly change the voltage applied across any *on* transistor.
 - **Why:** So transition will be more reversible; dissipation will approach $CV^2(RC/t)$, not $\frac{1}{2}CV^2$.

Adiabatic rules for other components:

- **Diodes:** Don't use them at all!
 - There is always a built-in voltage drop across them!
- **Resistors:** Avoid moderate network resistances, if poss.
 - e.g. stay away from range $>10\text{ k}\Omega$ and $<1\text{ M}\Omega$
- **Capacitors:** Minimize, reliability permitting.
 - Note: Dissipation scales with C^2 !

UNIVERSITY OF FLORIDA Engineering CISE

Transistor Rules Summarized

Legal adiabatic transitions in green. (For n - or p -FETs.)
Dissipative states and transitions in red.

UNIVERSITY OF FLORIDA Engineering CISE

SCRL: Split-level Charge Recovery Logic

The First Pipelined Fully-Adiabatic CMOS Logic
(Younis & Knight, MIT, '94)

UNIVERSITY OF FLORIDA Engineering CISE

SCRL inverter

Transformation of local state:

Just before transition:		After transition:	
in	out	in	out
0	1/2	0	1
1	1/2	1	0

UNIVERSITY OF FLORIDA Engineering CISE

SCRL generalized inverter

- There may be several input signals.
- Uses complementary pull-up and pull-down networks like standard static CMOS.
- Schematic icon labeled with function computed and clock phase.

UNIVERSITY OF FLORIDA Engineering CISE

Retractable Logic w. SCRL gates

- Simple combinational logic of any depth N :
 - Requires N timing phases
 - Non-pipelined
 - No sequential reuse of HW (even worse)
- Sequential logic is required!

UNIVERSITY OF FLORIDA Engineering CISE

Simple Reversible CMOS Latch

- Uses a standard CMOS transmission gate
- Sequence of operation:
 - (1) input initially matches latch contents (output)
 - (2) input changes → output changes
 - (3) latch closes
 - (4) input removed

Before input:		Input arrived:		Input removed:	
in	out	in	out	in	out
a	a	a	a	a	a
		b	b	a	b

UNIVERSITY OF FLORIDA Engineering CISE

Resetting a Reversible Latch

- Can reversibly *unlatch* data as follows: (exactly the reverse of the latching process)
 - (1) Data value d stored on memory node M .
 - (2) Present an exact copy of d on input.
 - (3) Open the latch (connecting input to M).
 - No dissipation since voltage levels match
 - (4) Retract the copy of d from the input.
 - Retracts copy stored in latch also.

UNIVERSITY OF FLORIDA Engineering CISE

SCRL bidirectional latch

Dynamic Static

UNIVERSITY OF FLORIDA Engineering CISE

SCRL pipeline

- Each stage may be many gates in parallel, considered as an n -input, m -output invertible Boolean logic function.
- Reverse stages uncompute the inputs to forward stages.
- Each stage has its own clock phase, until repeat.
- A stage may use 2 nested levels of gates to compute non-inverting functions.
- Sequential circuits with feedback fine, if phases aligned properly.

UNIVERSITY OF FLORIDA Engineering CISE

SCRL 6-tick clock cycle

Initial state: All gates off, all nodes neutral.

UNIVERSITY OF FLORIDA Engineering CISE

SCRL 6-tick clock cycle

Tick #1: Input goes valid, forward T-gate opens.

UNIVERSITY OF FLORIDA Engineering CISE

SCRL 6-tick clock cycle

Tick #2: Forward gate charges, output goes valid. (Tick #1 of subsequent gate.)

UNIVERSITY OF FLORIDA Engineering CISE

SCRL 6-tick clock cycle

Tick #3: Forward T-gate closes, reverse gate charges.

UNIVERSITY OF FLORIDA Engineering CISE

SCRL 6-tick clock cycle

Tick #4: Reverse T-gate opens, forward gate discharges.

UNIVERSITY OF FLORIDA Engineering CISE

SCRL 6-tick clock cycle

Tick #5: Reverse gate discharges, input goes neutral.

UNIVERSITY OF FLORIDA Engineering CISE

SCRL 6-tick clock cycle

Tick #6: Reverse T-gate closes, output goes neutral. Ready for next input!

UNIVERSITY OF FLORIDA Engineering CISE

A problematic case for the original SCRL

- Inner n-FET asked to pass a high voltage.
- Barely turns off as inner node voltage approaches threshold.
- V_c crawls up by several ϕ_T 's over a substantial voltage drop.
- In numerical experiments, dissipation was still $\sim 3000 k_B T$ in this case, when other dissipations were $< k_B T$.
- This dissipation not eliminated unless circuit so slow that leakage dominates.

UNIVERSITY OF FLORIDA Engineering CISE

Fixing the problem case

- Add p-FET to pull-down network, as shown.
- Interior node now tracks all the way to V_{dd} .
- General solution: use dual-rail logic and transmission gates everywhere.

UNIVERSITY OF FLORIDA Engineering CISE

Reversible / Adiabatic Chips Designed @ MIT, 1996-1999

By the author and other then-students in the MIT Reversible Computing group, under AI/LCS lab members Tom Knight and Norm Margolus.

Tick: First Fabled CPU with a Reversible ISA
 FlatTop: First Adiabatic FPGA
 XRAM: First Adiabatic RAM
 Pendulum: First Fully Adiabatic CPU

UNIVERSITY OF FLORIDA Engineering CISE

2LAL: 2-Level Adiabatic Logic

A Novel Alternative to SCRL

UNIVERSITY OF FLORIDA Engineering CISE

2LAL: 2-level Adiabatic Logic

(Implementable using ordinary CMOS transistors)

- Use simplified T-gate symbol:
- Basic buffer element:
 - cross-coupled T-gates
- Only 4 timing signals, 4 ticks per cycle:
 - ϕ_i rises during tick i
 - ϕ_i falls during tick $(i+2) \bmod 4$

UNIVERSITY OF FLORIDA Engineering CISE

2LAL Cycle of Operation

UNIVERSITY OF FLORIDA Engineering CISE

2LAL Shift Register Structure


- 1-tick delay per logic stage:

- Logic pulse timing & propagation:

UNIVERSITY OF FLORIDA Engineering CISE

More complex logic functions


- Non-inverting Boolean functions:
 - AND gate: $A \wedge B$
 - OR gate: $A \vee B$
- For inverting functions, must use quad-rail logic encoding:
 - To invert, just swap the rails!
 - Zero-transistor "inverters."



- GCAL: General CMOS Adiabatic Logic**
- A general CMOS adiabatic design methodology
 - Currently under development at UF
 - Notable features:
 - Permits designs attaining asymptotically optimal cost-efficiency
 - For any combination of time, space, spacetime, energy costs
 - Arbitrarily high degree of reversibility
 - Supports minimal 2-level and 3-level adiabatic gates
 - Requires only 4 externally supplied clock/power signals for 2-level logic
 - Or only 12 for 3-level logic
 - Supports mixture of fully-pipelined and retractile logic.
 - Supports quiescent dynamic/static latches & RAM cells
 - Tools currently under development:
 - A new HDL specialized for describing adiabatic designs
 - Digital circuit simulator with adiabaticity checker
 - Adiabatic logic synthesis tool, with automatic legacy design converter

MEMS/NEMS Resonators



A Novel Clock/Power Supply Technology for Adiabatic Circuits



- MEMS/NEMS Resonators**
- State of the art technologies demonstrated in lab:
 - Frequencies up into the microwave (>1 GHz) regime
 - Q 's $>10,000$ in vacuum, several thousand even in air!
 - Are rapidly becoming the technology of choice for commercial RF filters, etc., in embedded communications SoCs (Systems-on-a-Chip), e.g. for cellphones.
-
- The micrograph shows a MEMS resonator with a central circular mass and surrounding structures.

Minimizing Entropy Generation in Adiabatic FET Operations

Taking leakage-voltage tradeoff into account



- UNIVERSITY OF FLORIDA Engineering CISE
- ### Conclusions
- Logic designs having an ever-increasing degree of adiabaticity will become an *absolute requirement* for most high-performance computing over the course of the next few decades.
 - To achieve this, diodes must be avoided, transistor rules must be followed, and an increasing degree of logical reversibility (with asymptotically efficient designs) will be required.
 - Some examples of truly-adiabatic design styles were presented, and a general, efficient adiabatic CMOS design methodology is under development.